A Mixed-Decimation MDF Architecture for Radix-2k Parallel FFT

IEEE Trans. VLSI Syst.(2016)

引用 44|浏览80
暂无评分
摘要
This paper presents a mixed-decimation multipath delay feedback (M²DF) approach for the radix-2k fast Fourier transform. We employ the principle of folding transformation to derive the proposed architecture, which activates the idle period of arithmetic modules in multipath delay feedback (MDF) architectures by integrating the decimation-in-time operations into the decimation-in-frequency-operated computing units. Furthermore, we compare the proposed design with other efficient schemes, namely, the MDF and the multipath delay commutator (MDC) scheme theoretically and experimentally. Relying on the obtained expressions and statistics, it can be concluded that the M²DF design serves as an efficient alternative to the MDF scheme, since it achieves improved efficiency in the utilization of arithmetic resources without deteriorating the superiorities of feedback structures. In addition, the recommended design performs better in memory requirement and computing delay compared with the MDC approach.
更多
查看译文
关键词
decimation-in-frequency (dif),decimation-in-time (dit),fast fourier transform (fft),multipath delay feedback (mdf),pipelined-parallel architecture.
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要