Npu Asic Chip Tester

PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY（1995）

引用 0|浏览7

暂无评分

摘要

NPU ASIC chip tester is a low cost, functional tester. It can test chips in three modes: off-line, on-line, interactive. It can test chips that have up to 128 pins. Each test driver of this tester is programmable independently. Its hardware is implemented mainly using Xilinx FPGAs. It has a powerful software package, which facilitates the design of test programs and the analysis of test results. This software package also provides interfaces with many current EDA tools.

查看译文

关键词

interface,functional testing,chip,computer architecture,system testing,application specific integrated circuits,software testing,cost function,eda tools

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要