A New Low-Power CMOS Dynamic Logic Circuit
2013 IEEE International Conference of Electron Devices and Solid-state Circuits（2013）
Key words
CMOS dynamic logic,half pre-charge,comparator optimization,low power
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined