A 2-GHz clocked AlGaAs/GaAs HBT byte-slice datapath chip

S. R. Carlough, R. A. Philhower,C. A. Maier,S. A. Steidl,P. M. Campbell,A. Garg,Kyung-Suc Nah,M. W. Ernest,J. R. Loy,T. W. Krawczyk,P. F. Curran,R. P. Kraft,H. J. Greub,J. F. McDonald

IEEE Journal of Solid-State Circuits（2000）

引用 5|浏览9

暂无评分

摘要

A byte-slice datapath for exploring multi-chip RISC processor development in AlGaAs-GaAs heterojunction bipolar transistor (HBT) technology has been designed, fabricated and tested. The circuits are implemented using differential current-mode logic (CML) and emitter-coupled logic (ECL) with signal swings of 250 mV. Each datapath chip contains a single slice, including an 8-bit by 32-word single-po...

查看译文

关键词

Clocks,Gallium arsenide,Heterojunction bipolar transistors,Circuit testing,Reduced instruction set computing,Logic circuits,Integrated circuit technology,Process design,Registers,Adders

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要