Low-cost fault tolerance on the ALU in simple pipelined processors.

DDECS(2010)

引用 3|浏览10
暂无评分
摘要
For security issues in portable applications such as smart card, various proposed techniques can be applied to harden the ALU against fault attacks. Among others, time redundancy is a good candidate to offer a low hardware cost. The main disadvantage of this scheme is high extra time due to the recomputation. However, this impact can be considerably reduced by exploiting idle hardware in the ALU. In this paper, we will show that applying this scheme in a simple processor-based smart card can reduce down to 30%-20% of extra time and requires a reasonable hardware overhead about 20.4%.
更多
查看译文
关键词
adders,smart card,arithmetic,fault detection,fault tolerance,smart cards,fault tolerant,registers,redundancy,hardware
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要