A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application

    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 393-399, 2012.

    Cited by: 12|Bibtex|Views1|Links
    EI WOS
    Keywords:
    cmos analogue integrated circuitsnegative impedance compensation techniqueoptical receiver chiplow-power operation40-db gainMore(49+)

    Abstract:

    This paper presents a low-power, gigabit limiting amplifier (LA) for application to optical receivers that employ the negative impedance compensation technique not only to enhance the gain and bandwidth characteristics simultaneously, but also to allow low-voltage, low-power operations. Test chips of the LA were implemented in a standard ...More

    Code:

    Data:

    Your rating :
    0

     

    Tags
    Comments