FPGA routing architecture: segmentation and buffering to optimize speed and density
FPGA, pp. 59-68, 1999.
fpga routing architecturetabu searchplacementfloorplanningclusteringMore(1+)
In this work we investigate the routing architecture of FPGAs, focusing primarily on determining the best distrib ution of routing segment lengths and the best mix of pass transistor and tri-state buffer routing switches. While most commercial FPGAs contain many length 1 wires (wires that span only one logic block) we find that wires this...More
Best Paper of FPGA, 1999