Using of FPGA Coprocessor for Improving the Execution Speed of the Pattern Recognition Algorithm for ATLAS – High Energy Physics Experiment
Field Programmable Logic and Application Lecture Notes in Computer Science(2004)
Key words
Execution Speed,FPGA Implementation,Pattern Recognition Algorithm,Feature Extraction Algorithm,General Purpose Processor
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined