A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs.

IEEE Journal of Solid-State Circuits(2011)

引用 75|浏览4
暂无评分
摘要
This paper proposes a low-power 240 frames/s 2.1 M-pixel CMOS image sensor with column-shared cyclic (CY) ADCs. Two-column shared CY-ADC architecture and two-level stacked ADC placement are employed for low-power and small pixel pitch design. The proposed CY-ADC uses only one OTA and four capacitors. Distributed clocking scheme using cascaded repeaters is proposed to reduce the required peak curre...
更多
查看译文
关键词
Pixel,Clocks,Repeaters,CMOS image sensors,Capacitors,Capacitance,Power demand
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要