A Second Order Delta Sigma Frequency Discriminator With Fractional-N Divider And Multi-Bit Quantizer

ISCAS(2007)

引用 5|浏览3
暂无评分
摘要
\ Abstract-The analysis and design of a new Delta Sigma frequency discriminator (FD) architecture is presented in this paper. This architecture has finer frequency resolution and lower noise compared to existing architectures. This superior performance is achieved by incorporating a fractional-N divider and a multibit quantizer. This new architecture is based on Delta Sigma modulation techniques and converts instantaneous frequency directly to digital form.System level simulation models were developed in Matlab Simulink to explore the effects of various parameters on performance. The architecture was then partitioned into circuit blocks. Each of the circuit blocks was simulated at both the behavioural and the transistor level.This FD architecture is suitable for high resolution frequency synthesis.
更多
查看译文
关键词
simulation model,instantaneous frequency,high resolution,second order
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要