Robust partitioning for hardware-accelerated functional verification
Design Automation Conference, 2011, Pages 854-859.
classical hypergraphcut directionalityinstruction memorymillion gatemassively-parallel hardwareMore(22+)
We introduce a method of partitioning for massively-parallel hardware accelerated functional verification. Our approach augments classical hypergraph partitioning to model temporal dependencies that maximize parallelization within the instruction memories of the machine. Simulation depth is further reduced by optimizing path criticality a...More
Full Text (Upload PDF)
PPT (Upload PPT)