Hardware/Software Co-Compilation With The Nymble System
2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)(2013)
摘要
The Nymble compiler system accepts C code, annotated by the user with partitioning directives, and translates the indicated parts into hardware accelerators for execution on FPGA-based reconfigurable computers. The interface logic between the remaining software parts and the accelerators is automatically created, taking into account details such as cache flushes and copying of FPGA-local memories to the shared main memory. The system also supports calls from hardware back into software, both for infrequent operations that do not merit hardware area, as well as for using operating system / library services such as memory management and I/O.
更多查看译文
关键词
computer architecture,cache flush,hardware accelerator,switches,field programmable gate arrays,microarchitecture,registers,operating system,memory management,hardware,kernel
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络