Bridging The Gpgpu-Fpga Efficiency Gap

FPGA '11: ACM/SIGDA International Symposium on Field Programmable Gate Arrays Monterey CA USA February, 2011(2011)

引用 11|浏览71
暂无评分
摘要
This paper compares an implementation of a Bayesian inference algorithm across several FPGAs and GPGPUs, while embracing both the execution model and high-level architecture of a GPGPU. Our study is motivated by recent work in template-based programming and architectural models for FPGA computing. The comparison we present is meant to demonstrate the FPGA's potential, while constraining the design to follow the microarchitectural template of more programmable devices such as GPGPUs.The FPGA implementation proves capable of matching the performance of a high-end Nvidia Fermi-based GPU-the most advanced GPGPU available to us at the time of this study. Further investigation shows that each FPGA core outperforms workstation GPGPU cores by a factor of similar to 3.14x, and mobile GPGPU cores by similar to 4.25x despite a similar to 4x reduction in core clock frequency. Using these observations, we discuss the efficiency gap between these two platforms, and the challenges associated with template-based programming models.
更多
查看译文
关键词
FPGA,GPGPU,OpenCL,Reconfigurable Computing,Bayesian Networks
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要