A Design Flow Tailored For Self Dynamic Reconfigurable Architecture

2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8(2008)

引用 3|浏览9
暂无评分
摘要
Dynamic reconfigurable embedded systems are gathering, day after day, an increasing interest from both the scientific and the industrial world. The need of a comprehensive tool which can guide designers through the whole implementation process is becoming stronger. In this paper the authors introduce a new design framework which amends this lack. In particular the paper describes the entire low level design flow onto which the framework is based.
更多
查看译文
关键词
design flow,coprocessors,engines,field programmable gate arrays,embedded system,embedded systems,hardware,high performance computing,application software,software architecture
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要