Using Design Hierarchy to Improve Quality of Results in FPGAs
FPL(2002)
摘要
This paper presents and analyzes a methodology for improving the quality of results in Field Programmable Gate Arrays (FPGAs) by taking advantage of the design hierarchy. We use a representative case study, which is a real design, to demonstrate how taking advantage of the hierarchy may lead to higher area-efficiency and better speed-performance. According to our results, an area saving of 18% along with a speedup of 15% is achievable; these area and speed improvements may result in a cost saving of a factor of two for volume production. Our analysis also shows that the above savings will not have a negative impact on routability and power consumption.
更多查看译文
关键词
field programmable gate array
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络