Alternate hammering test for application-specific DRAMs and an industrial case study
DAC(2012)
摘要
This paper presents a novel memory test algorithm, named alternate hammering test, to detect the pairwise word-line hammering faults for application-specific DRAMs. Unlike previous hammering tests, which require excessively long test time, the alternate hammering test is designed scalable to industrial DRAM arrays by considering the array layout for potential fault sites and the highest DRAM-access frequency in real system applications. The effectiveness and efficiency of the proposed alternate hammering test are validated through the test application to an eDRAM macro embedded in a storage-application SoC.
更多查看译文
关键词
long test time,industrial dram arrays,embedded-dram,dram-access frequency,integrated circuit testing,application-specific drams,array layout,pairwise word-line hammering fault detection,alternate hammering test,dram chips,system-on-chip,previous hammering test,application-specific dram,potential fault sites,novel memory test algorithm,industrial case study,fault diagnosis,integrated circuit design,test application,highest dram-access frequency,edram macro,proposed alternate hammering test,memory test algorithm,storage-application soc,hammering test,couplings,capacitors,layout,system on chip
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络