Hardware-assisted fast routing for runtime reconfigurable computing

Hardware-assisted fast routing for runtime reconfigurable computing(2004)

引用 32|浏览5
暂无评分
摘要
Reconfigurable devices, such as the Field Programmable Gate Array, offer 10–100× computational density and reduced latency compared to conventional processor solutions. Despite its advantages, however, use of reconfigurable computing remains limited, largely due to the lack of software expressibility and longevity across various generations of devices. SCORE is a stream-based computational model that virtualizes reconfigurable computing resources by segmenting computations into fixed-size “pages” and time-multiplexing the virtual pages on available hardware. Therefore, SCORE applications can scale up or down automatically to operate seamlessly with a wide variety of hardware sizes. To support the SCORE model, we provide details of SCOREμP—a micro-architecture that combines (1) a reconfigurable array for regular fine-grained computation and (2) a sequential processor to run the page scheduler and execute SCORE operators or other user applications that do not run efficiently in spatial implementations. To fully realize the benefits of rapid partial reconfiguration of field-programmable devices, the runtime system often needs to schedule computing tasks dynamically and generate instance-specific configurations, i.e., new graphs which must be routed during program execution. Consequently, route time can be a significant overhead cost, reducing the achievable net benefits of dynamic configuration generation. By adding hardware to accelerate routing, it is possible to (1) compute routes in one one-thousandth of the time required by a traditional software router; and (2) achieve routes that are within five percent of state-of-the-art offline routing algorithms for a sample set of application netlists, and within three percent for the Toronto Place and Route Benchmarks. Strategic use of parallelism can allow total route time to scale substantially less than linearly in graph size. The observed speedups vary from greater than 10× with modest hardware overhead, to greater than 1000× with full hardware assistance.
更多
查看译文
关键词
modest hardware overhead,runtime reconfigurable computing,full hardware assistance,Hardware-assisted fast routing,SCORE model,reconfigurable array,SCORE operator,hardware size,available hardware,SCORE application,reconfigurable computing resource,reconfigurable computing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要