A 0.077 To 0.168 Nj/Bit/Iteration Scalable 3gpp Lte Turbo Decoder With An Adaptive Sub-Block Parallel Scheme And An Embedded Dvfs Engine

3GPP LTE requires a 100 Mbps of peak bandwidth, and the instantaneous throughput demand changes with different applications. Fixed sub-block parallel turbo decoding scheme introduces bit-error rate (BER) performance drop when the block length is short. In this paper, an LTE turbo decoder implemented on a 0.66 mm(2) die in a 65 nm CMOS technology is presented. An adaptive sub-block parallel (ASP) decoding scheme that improves the BER performance by up to 2.7 dB while maintaining the same parallelism is developed. A DVFS engine combining with an early-termination scheme is also developed. It generates the supply voltage and the clock rate that lead to the lowest energy consumption given the output bandwidth requirement. The measured energy consumption is 0.077 similar to 0.168 nJ per bit per iteration and 0.39 similar to 0.85 nJ per bit.