Routing architectures for hierarchical field programmable gate arrays
ICCD（1994）
摘要
This paper evaluates an architecture that implements a hierarchical routing structure for FPGAs, called a hierarchical FPGA (HFPGA). A set of new tools has been used to place and route several circuits on this architecture, with the goal of comparing the cost of HFPGAs to conventional symmetrical FPGAs. The results show that HFPGAs can implement circuits with fewer routing switches, and fewer switches in total, compared to symmetrical FGPAs, although they have the potential disadvantage that they may require more logic blocks due to coarser granularity
更多查看译文
关键词
routing switches,network routing,hierarchical field programmable gate,hierarchical fpga,logic arrays,circuit switching,symmetrical fgpa,coarser granularity,hfpga,logic blocks,logic design,hierarchical routing structure,routing architectures,circuit diagrams,hierarchical field programmable gate arrays,field programmable gate array,field programmable gate arrays,hierarchical routing,switches,computer architecture,routing,place and route,logic circuits
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要