Logic Block And Design Methodology For Via-Configurable Structured Asic Using Dual Supply Voltages
GLSVLSI(2014)
摘要
This paper presents a via-configurable logic block and a design methodology for realizing fine-grained dual-supply-voltage structured ASIC. Experiments with a 90nm process technology show that, given various timing budgets, our approach can achieve up to 44% energy reduction with 1.6% area overhead on level converters. Compared with GECVS, our approach converts up to 39% more high-supply voltage gates into low-supply voltage gates.
更多查看译文
关键词
Structured ASIC,Via configurable,Dual supply voltage,Low power,Standard cell,Level converter
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络