A 0.25 μ m InP DHBT 200 GHz+ Static Frequency Divider.

Matt D'Amore,Cedric Monier, Steven Taiyu Lin,Bert Oyama,Dennis W. Scott,Eric N. Kaneshiro,Ping-Chih Chang, Kenneth F. Sato,Alex Niemi,Linh Dang,Abdullah Cavus,Augusto Gutierrez-Aitken,Aaron K. Oki

J. Solid-State Circuits（2010）

引用 34|浏览44

暂无评分

摘要

Static frequency dividers are widely used technology performance benchmark circuits. Using a 0.25 mum 530 GHz fT I 600 GHz+ fmax InP DHBT process, a static frequency divider circuit has been designed, fabricated, and measured to operate up to 200.6 GHz. The divide-by-2 core flip/flop dissipates 228 mW.

查看译文

关键词

frequency dividers,heterojunction bipolar transistors,dhbt process,double heterojunction bipolar transistor,frequency 530 ghz,frequency 600 ghz,power 228 mw,size 0.25 mum,static frequency divider circuit,technology performance benchmark circuits

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要