Measuring, modeling, and minimizing capacitances in heterojunction bipolar transistors

SOLID-STATE ELECTRONICS(1996)

引用 5|浏览5
暂无评分
摘要
We demonstrate methods to separate junction and pad capacitances from on-wafer S-parameter measurements of HBTs with different areas and layouts. The measured junction capacitances are in good agreement with models, indicating that large-area devices are suitable for monitoring vendor epi-wafer doping. Measuring open HBTs does not give the correct pad capacitances. Finally, a capacitance comparison for a variety of layouts shows that bar-devices consistently give smaller base-collector values than multiple dot HBTs. Copyright (C) 1996 Elsevier Science Ltd.
更多
查看译文
关键词
heterojunction bipolar transistor
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要