Cross Layer Resiliency In Real World

DATE '14: Proceedings of the conference on Design, Automation & Test in Europe(2014)

引用 0|浏览22
暂无评分
摘要
Resilience at different design hierarchies will be needed in Complex SoCs to handle failures due to variability, reliability and design errors (logical or electrical). The main reasons for the marginal behavior are sheer design complexity, uncertainties in manufacturing processes, temporal variability and operating conditions. In this session, we will cover the basics of cross layer resiliency and explore the reliability challenges in both embedded processors as well as large scale computing resources.
更多
查看译文
关键词
design error,different design hierarchy,sheer design complexity,reliability challenge,temporal variability,Complex SoCs,cross layer resiliency,embedded processor,large scale computing resource,main reason,real world
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要