A Parallel Dynamic Compiler For Cil Bytecode

ACM SIGPLAN Notices(2008)

引用 17|浏览10
暂无评分
摘要
Multi-core technology is being employed in most recent high-performance architectures. Such architectures need specifically designed multi-threaded software to exploit all the potentialities of their hardware parallelism.At the same time, object code virtualization technologies are achieving a growing popularity, as they allow higher levels of software portability and reuse.Thus, a virtual execution environment running on a multi-core processor has to run complex, high-level applications and to exploit as much as possible the underlying parallel hardware. We propose an approach that leverages on CMP features to expose a novel pipeline synchronization model for the internal threads of the dynamic compiler.Thanks to compilation latency masking effect of the pipeline organization, our dynamic compiler, ILDJIT, is able to achieve significant speedups (26% on average) with respect to the baseline, when the underlying hardware exposes at least two cores.
更多
查看译文
关键词
dynamic compilation,parallel virtual machine,Virtual Execution System
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要