A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm.

Yu Kikuchi,Makoto Takahashi,Tomohisa Maeda,Hiroyuki Hara,Hideho Arakida,Hideaki Yamamoto,Yousuke Hagiwara,Tetsuya Fujita,Manabu Watanabe,Takayoshi Shimazawa,Yasuo Ohara,Takashi Miyamori,Mototsugu Hamada,Yukihito Oowaki

ISSCC（2010）

引用 18|浏览71

暂无评分

关键词

DRAM chips,audio coding,microprocessor chips,video coding,H.264 video decoder,full-HD decoding application processor,mobile application processor,power 222 mW,power switch circuits,rush current,size 40 nm,stacked DRAM,video-audio multiprocessor

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要