A 20-GHz Phase-Locked Loop for 40-Gb/s Serializing Transmitter in 0.13-$muhboxm$ CMOS
IEEE Journal of Solid-State Circuits(2006)
摘要
A 20-GHz phase-locked loop with 4.9 ps/sub pp//0.65 ps/sub rms/ jitter and -113.5 dBc/Hz phase noise at 10-MHz offset is presented. A half-duty sampled-feedforward loop filter that simply replaces the resistor with a switch and an inverter suppresses the reference spur down to -44.0 dBc. A design iteration procedure is outlined that minimizes the phase noise of a negative-g/sub m/ oscillator with ...
更多查看译文
关键词
Phase locked loops,Transmitters,Phase noise,Switches,Frequency conversion,Jitter,Resonator filters,Resistors,Inverters,Oscillators
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要