Rapid layout pattern classification

Jen-Yi Wuu,Fedor G. Pikus,Andres J. Torres, Malgorzata Marek-Sadowska

Design Automation Conference(2011)

引用 64|浏览16
暂无评分
摘要
Printability of layout objects becomes increasingly dependent on neighboring shapes within a larger and larger context window. In this paper, we propose a two-level hotspot pattern classification methodology that examines both central and peripheral patterns. Accuracy and runtime enhancement techniques are proposed, making our detection methodology robust and efficient as a fast physical verification tool that can be applied during early design stages to large-scale designs. We position our method as an approximate detection solution, similar to pattern matching-based tools widely adopted by the industry. In addition, our analyses of classification results reveal that the majority of non-hotspots falsely predicted as hotspots have printed CD barely over the minimum allowable CD threshold. Our method is verified on several 45 nm and 32 nm industrial designs.
更多
查看译文
关键词
layout object printability,peripheral pattern,larger context window,cd threshold,approximate detection solution,size 45 nm,early design stage,detection methodology,circuit analysis computing,classification result,pattern classification,pattern matching-based tools,pattern matching,rapid layout pattern classification,two-level hotspot pattern classification,size 32 nm,fast physical verification tool,industrial designs,integrated circuit layout,two-level hotspot pattern classification methodology,runtime enhancement techniques,minimum allowable cd threshold,support vector machines,pattern matching-based tool,layout,accuracy,pixel,support vector machine,industrial design
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要