Cluster-Based Logic Blocks
msra(1999)
摘要
In this chapter we investigate the speed and area-efficiency of FPGAs which use logic clusters as their logic block. A logic
cluster is composed of several look-up tables and registers interconnected by local routing, as described in Section 3.1.1.
In the next section we motivate our research by describing some of the advantages of cluster-based logic blocks, and by showing
that these logic blocks are commercially relevant. Section 6.2 describes the experimental flow we use to evaluate different
logic clusters. Sections 6.3 through 6.6 then explore several key architectural questions concerning these logic blocks: how
many inputs (I) should the FPGA routing provide to each logic cluster; how should the logic block to general routing interface change as
a function of logic cluster size (N); and how are circuit speed, FPGA area-efficiency, and design compile time affected by the size of the logic cluster used?
更多查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要