A 3-D Cache with Ultra-Wide Data Bus for 3-D Processor-Memory Integration
IEEE Transactions on Very Large Scale Integration (VLSI) Systems（2009）
Key words
3-D integration,cache architecture,data bus,FD-SOI,SRAM
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined