A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- $\mu\hbox{m}$ LTPS-TFT Technology
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS(2009)
摘要
A phase-locked loop (PLL) with self-calibrated charge pumps (CPs) has been fabricated in a 3-mum low-temperature polysilicon thin-film transistor (LTPS-TFT) technology. A voltage scaler and self-calibrated CPs are used to reduce the static phase error, reference spur, and jitter of an LTPS-TFT PLL. This PLL operates from 5.6 to 10.5 MHz at a supply of 8.4 V. Its area is 18.9 mm2, and it consumes 7...
更多查看译文
关键词
Phase locked loops,Charge pumps,Calibration,CMOS technology,Circuits,Clocks,Voltage,Thin film transistors,Jitter,Timing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要