A Systematic Approach to Memory Test Time Reduction

Jen-Chieh Yeh,Shuo-Fen Kuo,Chao-Hsun Chen,Cheng-Wen Wu

Design & Test of Computers, IEEE（2008）

引用 8|浏览0

暂无评分

摘要

This article describes a method for reducing overall memory test time without sacrificing fault coverage. Key to this method is a test time reduction tool that helps remove redundant test items from the test flow, merge existing test patterns, and develop efficient new test patterns.

查看译文

关键词

overall memory test time,test flow,integrated circuit testing,existing test pattern,memory test time reduction,test patterns,redundant test items,systematic approach,efficient new test pattern,semiconductor storage,fault coverage,test time reduction tool,redundant test item,memory management,algorithm design and analysis,semiconductor memory

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要