Hardware/Firmware Verification of Graphic IP

This paper describes methods and simulation techniques used to verify the functional correctness of a Flexible Video Processing Engine IP1. The verification environment relies on co-simulation of the RTL IP under-design with Functional Building Blocks2, developed using SystemC constructs. We try here to assess a number of problems encountered during the verification of complex IPs such as flexibility of functions, simulation speed and performance.