Exploiting software pipelining for network-on-chip architectures
Karlsruhe（2006）
摘要
Recent developments in process technology have made it possible to produce chips consisting of a large number of processing elements. For factors such as scalability, performance, power-efficiency, the interconnection structure supporting such a chip needs to be an on-chip network architecture rather than a conventional bus-based system. Recent research has studied such network-on-chip (NoC) based systems from the performance and throughput, power/energy, reliability, predictability, synchronization, and concurrency perspectives. However, most of these studies are hardware based and it is not clear what type of compiler support would be best suited for these NoC based systems. Focusing on a mesh based NoC architecture that connects multiple processor cores, this paper explores the effectiveness of voltage/frequency scaling for processors and communication links with and without software pipelining, a compiler optimization for increasing parallelism. To our knowledge, this is the first paper that explores the influence of software pipelining in the context of the embedded NoC architectures
更多查看译文
关键词
network-on-chip architectures,microprocessor chips,utilized pso,tree floorplan structure,interconnection structure,initial stage,embedded noc architectures,compiler support,logic design,floorplanning method,potential optimal placement,network-on-chip architecture,multiple processor cores,software pipelining,embedded systems,process technology,exploiting software pipelining,network-on-chip,particle swarm optimization,pipeline processing,network on chip,power efficiency,concurrent computing,compiler optimization,scalability,chip,system on a chip,network on a chip,computer architecture,throughput
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要