Sylvain Pelloquin - Laboratoire d’Analyse et d’Architecture des Systemes (LAAS)

基本信息

Career Trajectory

Bio

Sylvain does research in Condensed Matter Science with a transversal approach (synthesis/fabrication from Sol-Gel to PVD/CVD ; physico-chemical characterization (SEM/TEM, XPS, AFM...))

Research Interests

Papers共 36 篇Author StatisticsCo-AuthorSimilar Experts

By YearBy Citation主题筛选期刊级别筛选合作者筛选合作机构筛选

FVLLMONTI: the 3D Neural Network Compute Cube $(N^{2}C^{2})$ Concept for Efficient Transformer Architectures Towards Speech-to-Speech Translation

2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE (2024)

Cited0Views0EIWOSBibtex

Logic Gates Based on 3D Vertical Junctionless Gate-All-Around Transistors with Reliable Multilevel Contact Engineering

Abhishek Kumar,Jonas Mueller,Sylvain Pelloquin,Aurelie Lecestre,Guilhem Larrieu

NANO LETTERSno. 26 (2024): 7825-7832

Cited0Views0WOSBibtex

3-D Logic Circuit Design-Oriented Electrothermal Modeling of Vertical Junctionless Nanowire FETs

Sara Mannaa,Arnaud Poittevin,Cedric Marchand,Damien Deleruyelle,Bastien Deveautour,Alberto Bosio,Ian O'Connor,Chhandak Mukherjee,Yifan Wang,Houssem Rezgui,Marina Deng,Cristell Maneux,Jonas Mueller,Sylvain Pelloquin, Konstantinos Moustakas,Guilhem Larrieu

IEEE Journal on Exploratory Solid-State Computational Devices and Circuitsno. 2 (2023): 116-123

Cited4Views0EIWOSBibtex

Advanced contacts on 3D nanostructured channels for vertical transport gate-all-around transistors

Guilhem Larrieu,Jonas Müller,Sylvain Pelloquin,Abhishek Kumar, Konstantinos Moustakas, Pawel Michałowski,Aurélie Lecestre

2023 21st International Workshop on Junction Technology (IWJT)pp.1-4, (2023)

Cited0Views0EIWOSBibtex

Evidence of Trapping and Electrothermal Effects in Vertical Junctionless Nanowire Transistors

Y. Wang,C. Mukherjee,H. Rezgui,M. Deng, J. Mueller,S. Pelloquin,G. Larrieu,C. Maneux

Solid-State Electronics (2023): 108805-108805

Cited2Views0Bibtex

Electrothermal Modeling of Junctionless Vertical Si Nanowire Transistors for 3D Logic Circuit Design

Yifan Wang,Chhandak Mukherjee,Houssem Rezgui,Marina Deng,Cristell Maneux,Sara Mannaa,Ian O'Connor,Jonas Mueller,Sylvain Pelloquin,Guilhem Larrieu

IEEE 53RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, ESSDERC 2023（2023）

Cited0Views0EIWOSBibtex

Thermal Consideration in Nanoscale Gate-All-around Vertical Transistors

Guilhem Larrieu,Houssem Rezgui,Abhishek Kumar,Jonas Muller,Sylvain Pelloquin,Yifan Wang,Marina Deng,Aurelie Lecestre,Cristell Maneux,Chhandak Mukherjee

2023 SILICON NANOELECTRONICS WORKSHOP, SNWpp.27-28, (2023)

Cited3Views0EIWOSBibtex

Engineered Porosity-Induced Burn Rate Enhancement in Dense Al/CuO Nanothermites

Tao Wu,Baptiste Julien,Haiyang Wang,Sylvain Pelloquin,Alain Esteve,Michael R. Zachariah,Carole Rossi

ACS Applied Energy Materials（2022）

Cited18Views0Bibtex

Influence of Process Parameters on Energetic Properties of Sputter-Deposited Al/CuO Reactive Multilayers

Vidushi Singh,Baptiste Julien,Ludovic Salvagnac,Sylvain Pelloquin,Teresa Hungria,Claudie Josse,Mohamed Belhaj,Carole Rossi

Nanotechnology（2022）

Cited11Views0WOSBibtex

Elucidating the Dominant Mechanisms in Burn Rate Increase of Thermite Nanolaminates Incorporating Nanoparticle Inclusions

Baptiste Julien,Haiyang Wang,Emilian Tichtchenko,Sylvain Pelloquin,Alain Esteve,Michael R. Zachariah,Carole Rossi

Nanotechnology（2021）

Cited10Views0WOSBibtex

Author Statistics

Co-Author

Co-Institution

D-Core

合作者
学生
导师

No result temporarily, you can search similar Scholar with the same research interest

Data Disclaimer

The page data are from open Internet sources, cooperative publishers and automatic analysis results through AI technology. We do not make any commitments and guarantees for the validity, accuracy, correctness, reliability, completeness and timeliness of the page data. If you have any questions, please contact us by email: report@aminer.cn