基本信息
浏览量:34
职业迁徙
个人简介
I am passionate about building high performance network systems by leveraging hardware/software co-design. I am currently working on the nanoPU, a novel CPU-NIC architecture designed to provide ultra low latency and high throughput. The nanoPU moves the entire network stack into line-rate hardware: programmable transport, core selection, and thread scheduling. It uses a novel register file network interface rather than the traditional DMA-based network interface in order to provide the lowest possible latency and most predictable performance. We developed an open source, end-to-end FPGA prototype that runs on AWS F1 instances using Firesim. The wire-to-wire latency through the nanoPU is just 69ns – an order of magnitude lower latency than state-of-the-art commercial NICs! The nanoPU also enables single-digit microsecond 99% tail latencies and message processing throughput of over 100 Mrps per-core. You can learn more about the nanoPU from our paper and this 30min talk.
研究兴趣
论文共 12 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
arxiv(2022)
Proceedings of the ACM SIGCOMM Symposium on SDN Research (SOSR) (2021)
Proceedings of the Workshop on Hot Topics in Operating Systems (2021)
加载更多
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn