Seon-Yong Cha - R&D Div, Hynix Semicond Inc

基本信息

浏览量：15

职业迁徙

个人简介

Seonyong Cha received the B.S., M.S., and Ph.D. degrees from Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 1990, 1995, and 2000, respectively, all in electrical engineering. Since 2005, he has been with SK Hynix Semiconductor Inc., Icheon, South Korea, where he has been working in developing dynamic random access memory (DRAM). He joined SK Hynix in 1995, where he is currently the Head of DRAM Development. During his tenure at SK Hynix, he has been responsible for device technology, technology development, and DRAM development.

研究兴趣

论文共 47 篇作者统计合作学者相似作者

按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选

Opposing Mean Error Compensation for Accuracy Enhancement in Analog Compute-in-Memory with Resistive Switching Devices

Wei-Hsing Huang, Woocheol Lee, Joong Sik Kim, Won-Tae Koo,Dong Ik Suh,Seho Lee,Jaeyun Yi,Seon Yong Cha,Shimeng Yu

IEEE TRANSACTIONS ON ELECTRON DEVICESno. 2 (2025): 934-938

引用0浏览0EIWOS引用

DRAM Technology & Design Optimization for Sub-10nm and Beyond

Minsoo Yoo,Sulhwan Lee, Aeri Son, Shingyu Choi,Choongki Kim,Kyoungchul Jang, Kangsik Choi,Yongtaik Kim, Weonchul Jeon, Seonsoon Kim, Youngman Cho,Choonhwan Kim, Ilsup Jin,Seonyong Cha, Jonghwan Kim

2024 IEEE International Electron Devices Meeting (IEDM)pp.1-4, (2024)

引用0浏览0EIWOS引用

The Cylindrical Devices with Tunable Positive, Infinite, and Negative Capacitance for Dynamic Random Access Memory

Cheol Seong Hwang,Hyeon Woo Park, Won-Tae Koo,Dong Ik Suh,Seungyong Byun, Youngmo Kim,Ja-Yong Kim,Seung Wook Ryu, Heeyoung Jeon, Ki Vin Im,Gwangyeob Lee,Taeone Youn,Jaeyun Yi,Seho Lee,Seon Yong Cha

crossref（2024）

引用0浏览0引用

Modeling and Demonstration for Multi-level Weight Conductance in Computational FeFET Memory Cell

Won-Tae Koo,Jae-Gil Lee, Gunhee Lee, Woocheol Lee, Jungwook Woo,Dong Ik Suh,Joongsik Kim,Hyung Dong Lee,Seho Lee,Jaeyun Yi,Seon Yong Cha

2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW (2024)

引用0浏览0EIWOS引用

First Demonstration of Fully Integrated 16 Nm Half-Pitch Selector Only Memory (SOM) for Emerging CXL Memory

Myoungsub Kim, Yooncheol Bae, Jaehyuk Park, Jeongho Yeon, Hyungjoon Shim, Sehyun Jin, Hyunsoo Kim, Sangchul Oh, Gapsok Do, Dongyeol Yun,Hyung Dong Lee, David Ahn, Junghun Lee, Muhui Park, Junghyuk Yoon, Jeongho Yi,Taekseung Kim, Gain Park,Seoungju Chung,Junho Cheon,Sujin Chae, Namkyun Park, Kyunghoon Kim,Dongyean Oh,Jaeyun Yi,Seonyong Cha

Symposium on VLSI Technologypp.1-2, (2024)

引用0浏览0EIWOS引用

Realistic Noise-aware Training As a Component of the Holistic ACiM Development Platform

Jihun Kim,Sangsu Park, Hongju Suh, Youngjae Kwon, Seonghun Lee, Yubin Lee, Kayoung Kim, Eungu Han, Jongil Kim,Kyu Sung Kim,Hyejung Choi,Seungwook Ryu, Su Jin Chae,Seho Lee,Soo Gil Kim,Jaeyun Yi,Seonyong Cha

2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW (2024)

引用0浏览0EIWOS引用

Reliable Memory Operation with Low Read Disturb Rate in the World Smallest 1Selector-1Mtj Cell for 64 Gb Cross-Point MRAM

Hisanori Aikawa, Jeonghwan Song,Toshihiko Nagase, Soo Man Seo, Yuichi Ito,Tae Jung Ha, Kenichi Yoshino, Bo Kyung Jung, Tadaaki Oikawa,Ku Youl Jung, Su Jin Chae, Bum Su Kim, Min Chul Shin, Dong Keun Kim, Tae Ho Kim,Kosuke Hatsuda,Katsuhiko Hoya,Soo Gil Kim, Jae Yun Yi,Seon Yong Cha

2024 IEEE International Electron Devices Meeting (IEDM)pp.1-4, (2024)

引用0浏览0EIWOS引用

Analog Computation in Ultra-High Density 3D FeNAND for TB-level Hyperscale AI Models