Chrome Extension
WeChat Mini Program
Use on ChatGLM
VIPCreated with Sketch.
Research Interests

Papers共 49 篇Author StatisticsCo-AuthorSimilar Experts

By YearBy Citation主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
A Low-Cost and Triple-Node-Upset Self-Recoverable Latch Design with Low Soft Error Rate
Licai Hao, Lang Tian, Hao Wang, Shiyu Zhao,Qiang Zhao,Chunyu Peng,Chenghu Dai, Zhitin Lin,Xiulong Wu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2025)
Cited0Views0EIWOSBibtex
0
0
A 28-Nm 9T1C SRAM-Based CIM Macro with Hierarchical Capacitance Weighting and Two-Step Capacitive Comparison ADCs for CNNs
Zhiting Lin, Runru Yu, Yunhao Li, Miao Long, Yu Liu, Jianxing Zhou, Da Huo, Qingchuan Zhu,Yue Zhao, Lintao Chen,Chunyu Peng,Qiang Zhao, Xin Li, Chenghu Dai,Xiulong Wu
IEEE Transactions on Very Large Scale Integration (VLSI) Systemsno. 99 (2025): 1-5
Cited0Views0EIWOSBibtex
0
0
A Low Overhead Single Event Transient Tolerant Bandgap Reference Based on Radiation-Hardened-by-Design (RHBD) Technique
Chunyu Peng, Neng Wan,Qiang Zhao, Chenghu Dai, Licai Hao,Zhiting Lin,Xiulong Wu
IEEE Transactions on Aerospace and Electronic Systemsno. 99 (2025): 1-9
Cited0Views0EIWOSBibtex
0
0
A High-Performance and High-Robustness Triple-Node-Upset Tolerant Latch Based on Redundant-Node Hardening
Qiang Zhao, Qingyi Liu, Xinyi Zhang, Licai Hao, Xin Li, Shengyue Zhang,Chunyu Peng,Zhiting Lin,Xiulong Wu
IEEE Transactions on Very Large Scale Integration (VLSI) Systemsno. 99 (2025): 1-11
Cited0Views0EIWOSBibtex
0
0
An 11-Bit Two-Step Column-Shared ADC Based on Flash/SS Architecture for CMOS Image Sensor
Qiang Zhao, Jitao Xu, Chunhui Fan, Ziming Wang, Ruitong Hu,Xin Li, Zhigang Li,Licai Hao,Chunyu Peng,Zhiting Lin,Xiulong Wu
MICROELECTRONICS JOURNAL (2024)
Cited0Views0EIBibtex
0
0
Low-Cost and Highly Robust Quadruple Node Upset Tolerant Latch Design
Licai Hao, Yaling Wang,Yunlong Liu, Shiyu Zhao, Xinyi Zhang,Yang Li,Wenjuan Lu,Chunyu Peng,Qiang Zhao,Yongliang Zhou,Chenghu Dai,Zhiting Lin,Xiulong Wu
IEEE Transactions on Very Large Scale Integration (VLSI) Systemsno. 5 (2024): 883-896
Cited4Views0EIWOSBibtex
4
0
A Computing In-Memory Multibit Multiplication Based on Decoupling and In-Array Storing
Jin Zhang,Zhongzhen Tong, Hao Wang, Xin Wang,Qiang Zhao, Jian Zhou,Jiaqun Wang,Zhiting Lin,Xiulong Wu
IEEE Transactions on Circuits and Systems I Regular Papersno. 8 (2024): 3658-3671
Cited0Views0EIWOSBibtex
0
0
Load More
Author Statistics

#Papers: 48

#Citation: 383

H-Index: 10

G-Index: 19

Sociability: 4

Diversity: 2

Activity: 15

  • 合作者
  • 学生
  • 导师
No result temporarily, you can search similar Scholar with the same research interest
Data Disclaimer
The page data are from open Internet sources, cooperative publishers and automatic analysis results through AI technology. We do not make any commitments and guarantees for the validity, accuracy, correctness, reliability, completeness and timeliness of the page data. If you have any questions, please contact us by email: report@aminer.cn