基本信息
浏览量:45
职业迁徙
个人简介
Research
Modern Processor Design and Evaluation
With the emergence of superscalar processors, phenomenal performance increases are being achieved via the exploitation of instruction-level parallelism (ILP). Software tools for aiding the design and validation of complex superscalar processors are being developed. These tools, such as VMW (Visualization-Based Microarchitecture Workbench), facilitate the rigorous specification and validation of microarchitectures.
Architecture and Compilation for Instruction-Level Parallelism
Microarchitecture and code transformation techniques for effective exploitation of ILP are being studied. Synergistic combinations of static (compile-time software) and dynamic (run-time hardware) mechanisms are being explored. Going beyond a single instruction stream is necessary to achieve effective use of wide superscalar machines, as well as tightly coupled small-scale multiprocessors.
Dependable and Fault-Tolerant Computing
Techniques are being developed to exploit the idling machine resources of ILP machines for concurrent error checking. As ILP machines get wider, the utilization of the machine resources will decrease. The idling resources can potentially be used for enhancing system dependability via compile-time transformation techniques.
Modern Processor Design and Evaluation
With the emergence of superscalar processors, phenomenal performance increases are being achieved via the exploitation of instruction-level parallelism (ILP). Software tools for aiding the design and validation of complex superscalar processors are being developed. These tools, such as VMW (Visualization-Based Microarchitecture Workbench), facilitate the rigorous specification and validation of microarchitectures.
Architecture and Compilation for Instruction-Level Parallelism
Microarchitecture and code transformation techniques for effective exploitation of ILP are being studied. Synergistic combinations of static (compile-time software) and dynamic (run-time hardware) mechanisms are being explored. Going beyond a single instruction stream is necessary to achieve effective use of wide superscalar machines, as well as tightly coupled small-scale multiprocessors.
Dependable and Fault-Tolerant Computing
Techniques are being developed to exploit the idling machine resources of ILP machines for concurrent error checking. As ILP machines get wider, the utilization of the machine resources will decrease. The idling resources can potentially be used for enhancing system dependability via compile-time transformation techniques.
研究兴趣
论文共 254 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
IEEE Transactions on Circuits and Systems II: Express Briefsno. 99 (2024): 1-1
CoRR (2024)
引用0浏览0EI引用
0
0
Frontiers in big data (2023): 1170820-1170820
2023 IEEE International Symposium on Circuits and Systems (ISCAS)pp.1-5, (2023)
引用0浏览0EIWOS引用
0
0
Prabhu Vellaisamy,Harideep Nair, Joseph Finn,Manav Trivedi, Albert Chen,Anna Li,Tsung-Han Lin, Perry Wang,Shawn Blanton,John Paul Shen
2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)pp.1-6, (2023)
引用0浏览0EIWOS引用
0
0
加载更多
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn